- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
In the chip manual, I found that under the 5CEFA7U19C8N model, the maximum rate of the high-speed IO port receiver is 640Mbps, does it mean that the differential LVDS signal input rate to the interface can not exceed 640Mbps?(手册链接:High-Speed I/O Specifications)
Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page