Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
New Contributor I
53 Views

Cyclone 10 GX Dev Kit Illegal pin error in setting up DDR3

quartus_capture.PNGI am trying to use a ping-pong phy to give access to both my nios subsystem and fpga fabric to the on board ddr3 modules. However, during compilation time I am getting illegal pin assignments as seen in the picture below.

 

I checked the document "External Memory Interface Pin Information for Cyclone® 10 GX Devices" - (https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone-10/cyclone10gxem...) and I am assigning my pins to legal control pins so what is wrong?

Tags (1)
0 Kudos
0 Replies