Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

10M02SCE144I7G - 144EQFP package showing two options

JPUTT1
Beginner
1,300 Views

Hi,

10M02SCE144I7G - 144 EQFP package we are using in our design. in the package drawing shows option -1 and option -2 looks the dimensions are same but the only difference observed between two options Ejector Pin Mark and Gate Pin Mark location which are there on IC. attached referred drawing for your reference. Please clarify following questions.

  • what is use of those marking circles??
  • is these marking effects on ordering part number??

Thanks & Regards,

jagadish.

0 Kudos
2 Replies
Vicky1
Employee
341 Views

Hi Jagadish,

You may refer to PCN1502 to understand further on this change.

https://www.intel.de/content/dam/www/programmable/us/en/pdfs/literature/pcn/pcn1502.pdf

 

In order to purchase the FPGA, users are recommended to refer to the link below by clicking on the product and search for ‘How to Buy’

https://www.intel.com/content/www/us/en/products/programmable.html

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance.

 

Best Regards

Vikas Jathar 

(This message was posted on behalf of Intel Corporation)

 

Vicky1
Employee
341 Views

Hi Jagadish,

 

Is this helped to resolve the issue you are facing or you need any further assistance?

 

Best Regards

Vikas Jathar 

(This message was posted on behalf of Intel Corporation)

 

Reply