Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

16-bit flash as code storage

Altera_Forum
Honored Contributor II
1,004 Views

hello 

we are want to use internal flash of EPC4 as code storage for nios. 

this is 16 bit memory. so what is the proper connection for address line and settings in SOPC builder. 

nios    flash addr    addr a0 ---- a0 a1 ---- a1     ... or a0 ---- nc a1 ---- a0 a2 ---- a1     ...
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
229 Views

Hello m_fox, 

 

For getting more information about the EPC4 you have to look into the datasheet of the MT28F400B3from Micron (http://download.micron.com/pdf/datasheets/flash/boot_block/f45.pdf 

) because this one is inside the EPC4. IMHO the EPC4 must be used in Word-Mode (BYTE# = Vcc). So A0 of the Flash is for word-wide-adressing and the A1 of the Nios must be connected with A0 of the Flash. 

 

BTW: If you are planning a new design It would be easier and much cheaper to use the actual devices like Cyclone II and Statix II with state-of-the-art serial configuration devices (e.g. EPCS4). 

 

 

Regards, 

niosIIuser
0 Kudos
Altera_Forum
Honored Contributor II
229 Views

Thanx. 

 

--- Quote Start ---  

originally posted by niosiiuser+feb 21 2006, 03:50 pm--><div class='quotetop'>quote (niosiiuser @ feb 21 2006, 03:50 pm)</div> 

--- quote start ---  

for getting more information about the epc4 you have to look into the datasheet of the mt28f400b3from micron (http://download.micron.com/pdf/datasheets/flash/boot_block/f45.pdf) because this one is inside the epc4.[/b] 

--- quote end ---  

 

sure. problem in nios. there is no any detiled information on memory acces, like waveforms and sopc settings, that displays access to memory differ than 32 bit. 

 

--- quote start ---  

originally posted by niosiiuser@feb 21 2006, 03:50 pm 

imho the epc4 must be used in word-mode (byte# = vcc). so a0 of the flash is for word-wide-adressing and the a1 of the nios must be connected with a0 of the flash. 

--- quote end ---  

 

thanx 

<!--quotebegin-niosiiuser@Feb 21 2006, 03:50 PM 

btw: if you are planning a new design it would be easier and much cheaper to use the actual devices like cyclone ii and statix ii with state-of-the-art serial configuration devices (e.g. epcs4). 

<div align='right'><{post_snapback}> (index.php?act=findpost&pid=12837) 

--- quote end ---  

 

--- Quote End ---  

 

thanx for advice. 

but we are fixing previous design based on stratix and we are need custom bootloader, so parallel flash seems to be easy to handle. 

 

btw: do you know Quartus progremmer program the flash? 

does it erase whole flash or just page 0?  

and where is information about how flash memory used? 

which areas free to use by external apications?
0 Kudos
Altera_Forum
Honored Contributor II
229 Views

 

--- Quote Start ---  

originally posted by m_fox@Feb 21 2006, 10:33 AM 

sure. problem in nios. there is no any detiled information on memory acces, like waveforms and sopc settings, that displays access to memory differ than 32 bit. 

--- Quote End ---  

 

Detailed information about that is included in the Avalon Interface Specification: http://www.altera.com/literature/manual/mnl_avalon_spec.pdf (http://www.altera.com/literature/manual/mnl_avalon_spec.pdf

 

 

--- Quote Start ---  

originally posted by m_fox@Feb 21 2006, 10:33 AM 

btw: do you know quartus progremmer program the flash? 

does it erase whole flash or just page 0?  

and where is information about how flash memory used? 

which areas free to use by external apications? 

--- Quote End ---  

 

 

I&#39;m sorry my knowledge is based on the Nios II I only worked with Nios (I) for some weeks. 

 

Regards, 

niosIIuser
0 Kudos
Reply