Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Valued Contributor III
818 Views

A problem about making target board...

Hi all, 

 

I want to write program into the flash provided  

 

on my board.The FPGA chip on the board  

 

is Cyclone 1C6Q.When I followed the  

 

document of "Nios II Flash Programmer 

 

User Guide" and till the tep of Compilation, 

 

I found some err info(during Fittering;Synthesizing was OK): 

 

------------------------------- 

Error: Can't place 124 RAM cells or portions of RAM cells in design 

------------------------------- 

 

So I think this might be caused by the limited size of  

 

the on chip memory,it seems that the memory available 

 

can not provide enough enough space for the on chip ROM 

 

in the design("my_new_board"). 

 

However,I *did* follow the instructions in the document, 

 

and successfully made my target board based on the  

 

board with the designated buffer_size at 4096. 

 

But the doc does not give this "possible" result(err when fittering), http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/huh.gif  

 

So what I can do next? 

 

Thank you for your suggestions in advance! 

 

 

Regards, 

 

Don
0 Kudos
5 Replies
Highlighted
Valued Contributor III
10 Views

Re: A problem about making target board...

I also had this problem when creating a target board for a 1C6 using 4096 buffer _size. I tried 1024 and it worked OK.

0 Kudos
Highlighted
Valued Contributor III
10 Views

Re: A problem about making target board...

if u use quartus 4.1 ,there will be no error! 

 

I guess u use 4.2 or 5.0!
0 Kudos
Highlighted
Valued Contributor III
10 Views

Re: A problem about making target board...

Thank you! 

 

That&#39;s right,now I &#39;m using QuartusII5.0+NiosII5.0. 

 

I readjusted the buffer_size to 2048,it seemed that everything  

 

was OK http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/wink.gif
0 Kudos
Highlighted
Valued Contributor III
10 Views

Re: A problem about making target board...

There is another way to solve this problem. 

This problem came out because of the lack of the RAM cells. 

The Jtag component can use the resource of RAM cells instead of LE cells. 

You can make it using the LE cells, so that the RAM cells can be used by other component. 

Double click the jtag component in SOPC build, and disable the options.
0 Kudos
Valued Contributor III
10 Views

Re: A problem about making target board...

Ha, thank you! http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/tongue.gif  

 

I really don&#39;t know this alternative approach before you told me!
0 Kudos