Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

A10 HPS boot speed QSPI vs eMMC

Altera_Forum
Honored Contributor II
1,301 Views

For a typical HPS first, boot from flash boot flow which flash is faster to boot from, QSPI or eMMC? Assumed that all the bloat is trimmed from Angstrom. Boot from NAND flash is not an option as I don't want to loose UART during boot. 

 

QSPI interface is 104 MHz, 4 bit and has no init sequence, I believe. 256 MByte seems to be the biggest available. 

eMMC interface is 50 MHz, 8 bit and requires a long init sequence. DDR doesn't seem to be supported. Up to 64 GByte currently available. 

 

Has anybody experience with this? 

 

Is the a difference in power consumption? Any other points to consider when choosing between these two?
0 Kudos
0 Replies
Reply