Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

AXI3 Lightweight Bridge

Altera_Forum
Honored Contributor I
1,073 Views

Hi All, 

 

I have a question about the AXI3 Lightweight bridge coming from HPS toward FPGA portion... 

 

How can I define a clock frequency for the AXI3 Lightweight bridge? I cannot find the appropriate field in the Qsys HPS section...  

 

Thank you!
0 Kudos
2 Replies
Altera_Forum
Honored Contributor I
89 Views

The HPS2FPGA AXI Bridge has many periph_id registers. What are they used for? It's not so understood...

Altera_Forum
Honored Contributor I
89 Views

You have to select the Bridge in the HPS configuration (I think first Tab in QSYS) and afterwards connect a clock within the Top-Level Qsys-Design to it.

Reply