Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12452 Discussions

Add aes algorithm as custom instruction to nios ii

Altera_Forum
Honored Contributor II
1,349 Views

Hell all 

I have implement aes algorithm using verilog and I want to add my design as custom instruction to nios ii processor. 

How to start? Can any one help me? 

Thanks a lot
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
145 Views

Try the nios ii custom instruction - user guide (https://www.altera.com/literature/ug/ug_nios2_custom_instruction.pdf

 

Look at the "verilog hdl custom instruction template example" in appendix A. 

 

Cheers, 

Alex
Altera_Forum
Honored Contributor II
145 Views

Thanks for reply. 

How to send 128 bit data to my module using nios ii?
Altera_Forum
Honored Contributor II
145 Views

Write four consecutive 32-bit values to dataa. 

 

Cheers, 

Alex
Altera_Forum
Honored Contributor II
145 Views

Thanks dear  

a_x_h_75
Reply