Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Address correspondence VHDL/C

Altera_Forum
Honored Contributor II
822 Views

Hi, 

I have a design with hardware writing 32-bit data in a 32-bit memory and software (written with Eclipse and running on a Nios II processor) reading it. I start reading from **_BASE address found in the “system.h” file (as an int* pointer) and then incrementing it by one for a moment. I read a simple byte that is repeating 4 times and so on… 

So I don’t understand the address correspondence and what I’m reading. Could someone tell me? 

Thanks. 

 

PS: I often have a “database error” when trying to post and then I’ve lost my message and I should type everything another time. Is it a server problem? Should this be changed?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
122 Views

To be more precise: 

my design is writing data(31 downto 0) but I'm reading data(7 downto 0)&data(7 downto 0)&data(7 downto 0)&data(7 downto 0). I know I'm mistaking somewhere but I don't know where. Please help me.
Altera_Forum
Honored Contributor II
122 Views

It's OK. The "byte enable" signal was not configured correctly.

Reply