Adjust I2C setup/hold timing in driver?

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Adjust I2C setup/hold timing in driver?

1,023 Views

Anyone knows if it is possible to control the timing on I2C via the Linux i2c kernel driver (for the Cyclone V HPS)? Can SDA setup and hold timing be adjusted from userspace?

I have a problem using an external I2C device (which is connected through the FPGA fabric). Investigation of the signals shows that the SDA and SCL edges are toggling very close to each others. By physically placing your finger on the SDA line actually makes it work though, which leads me to suspect SDA hold violation.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.