Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12453 Discussions

Adjust I2C setup/hold timing in driver?

Altera_Forum
Honored Contributor II
858 Views

Anyone knows if it is possible to control the timing on I2C via the Linux i2c kernel driver (for the Cyclone V HPS)? Can SDA setup and hold timing be adjusted from userspace? 

 

I have a problem using an external I2C device (which is connected through the FPGA fabric). Investigation of the signals shows that the SDA and SCL edges are toggling very close to each others. By physically placing your finger on the SDA line actually makes it work though, which leads me to suspect SDA hold violation.
0 Kudos
0 Replies
Reply