Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

Altera_Avalon_SPI Cyclone II DSK

Altera_Forum
Honored Contributor II
832 Views

I have a NIOS II/s processor at 50 MHz that has an two SPI's which interfaces with TI's AIC23 on the Cyclone II DSK board. One (master) SPI programs the AIC23. Other (Slave) SPI does the data transfer. The AIC23 programs OK. The data transfer does not work correctly. 

 

I have a loopback shift register. It works OK. This means the SS_N chip select I generate is working. 

I have an SPI VHDL code I wrote. It works OK. 

 

Anyone know why or has had similar problems with the Altera_Avalon_SPI in slave mode has problems? I have tried everything.  

 

Thanks
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
111 Views

I have found something. I am able to get the audio working like it should but I don't know if the problem is with the Altera_Avalon_SPI or a software issue. More test are needed.

Altera_Forum
Honored Contributor II
111 Views

I believe the Altera_Avalon_SPI is "slave" mode has problems. If not, I want to see the code/QSYS for a simple system to read/write 10 msec of data at 44.1 KHz sample rate from the AIC23 on a Cyclone 2 DSK board.

Reply