Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12452 Discussions

Altera Cyclone V PCIe Development Board Write Memory to Root Complex

Altera_Forum
Honored Contributor II
805 Views

Hello Altera-Forum, 

 

This post is about processing receiving unrequested data from an Altera Cyclone V development board IP core. The root complex is an Intel Haswell-CPU/SOC. The development board is plugged in the PCIe x16 slot. 

The PCIe specification is allowing the development board may to act as a master in the bus and send a write request TLP (Transaction Layer Packet). 

 

Is there a coding example existing for Linux to do this? Where will be the data written to, when the TLP has address 0x0 defined? 

The used OS is allowing to allocate a DMA memory map. Where in the allocated memory may appear the incoming data? 

Should I ask all this in the Intel developer forums? 

 

with my regards 

 

Apple Cake
0 Kudos
0 Replies
Reply