Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

Altera SoC FPGA programming Environment

Altera_Forum
Honored Contributor II
795 Views

I am new to program SoC fpga I have a De0 nano SoC board.I am trying to program HPS ARM processor with C language. I have Qsys .info and .sof files which were generated via qsys. I tried with Altera monitor program and found that C code is not available to edit in the software, on disassembly window it shows assembly code. Is there any way to compile and check errors in C code? Is EDS software is free to use without license?

0 Kudos
0 Replies
Reply