Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

Arria 10 HPS I/O Pin Multiplexing configuration

PHJ
New Contributor I
1,778 Views

​The A10 HPS technical reference manual has the following note for each of the pinmux configuration registers (e.g. pinmux_uart0_usefpga) :

"NOTE: These registers should not be modified after IO configuration.  There is no support for dynamically changing the Pin Mux selections"

What is the "IO configuration" referring to here ?   Is it the configuration of the HPS controller for the function using the muxed pins (i.e. UART0 in the case of pinmux_uart0_usefpga ), or something else ?

Thanks !

0 Kudos
3 Replies
a_x_h_75
New Contributor III
320 Views

This refers to the fact that these multiplexing options are determined by the FPGA's programming bitstream (the result of compiling your design through Quartus) and can't be modified by the function of the fabric - i.e. your FPGA code. The function of these pins is fixed for a given FPGA configuration image (bitstream).

 

Cheers,

Alex

PHJ
New Contributor I
320 Views

Thanks Alex (@a_x_h_75) .  Can I assume that the HPS can update these pinmux configuration registers after the FPGA has started​, but the IO functionality will only work when the HPS configures the same pinmux setup as the FPGA code has been compiled for ?

a_x_h_75
New Contributor III
320 Views

That's correct. Changing the HPS I/O configuration away from that of the FPGA image will cause issues.

 

Cheers,

Alex

Reply