Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

Arria 10 HPS on-chip RAM to act as instruction memory for NIOS II

gcohe5
Novice
332 Views

hi,

What is the correct way to implement the Arria 10 HPS on-chip RAM to act as my instruction memory for my NIOS II processor.

Currently I’m using an address span extender as a bridge to the fpga-2-HPS port. I set the default offset value of the extender to 0xffe0_0000, the address of the HPS on-chip RAM.

 

j1.jpg

j2.jpg

 

The address span extender slave is at address 0x0 from the NIOS.

I set the reset vector as 0x0000_0000.

Upon building the BSP I get the following error:

SEVERE: Address 0x0 for the CPU Reset vector does not refer to a device connected to it.

 

thanks

0 Kudos
1 Reply
Ahmed_H_Intel1
Employee
161 Views

Hi,

The span extender gives the address of the slave memory as 0x00 but this maybe isn't the address of the memory on Qsys. Please check the correct address.

Regards,

Reply