Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12453 Discussions

Arria 10 SPI Master bits per word support

Altera_Forum
Honored Contributor II
924 Views

Hi All,  

 

We are using Arria 10 SOC FPGA and interfacing SPI slave device which needs 20-bit stream of data as input. 

 

Here we have few questions on Arria 10 SPI controller. 

 

1. What is the minimum and maximum bits per word supported on SPI master controller? (spi-dw.c driver supports only 8 and 16 bits) 

 

2. How do we set chip select to active until spi transfer completes 3 byte or 20 bit data.?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
187 Views

The technical reference manual for the A10 SoC HPS says the SPI controller supports data size from 4 to 16 bits. To access a device with 20-bit data you'll probably have to implement a soft SPI controller in the FPGA fabric and access that from the HPS. That would obviously require a custom driver unless you can find a soft SPI core that already has Linux support. 

 

Good luck.
Altera_Forum
Honored Contributor II
187 Views

Thanks for your reply, 

 

There should option to set the chip select pin as force active form SPI master. 

 

Can you please share information regarding that or register level details of SPI master controller.
Reply