Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12596 Discussions

Arrow Cyclone V Sockit I/O configuration

Altera_Forum
Honored Contributor II
‎05-10-2015 09:10 AM
1,273 Views

I am new guy for FPGA. Is there anyone can help to adivse if Arrow Cyclone V Sockit board can config to 32 TX LVDS port?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-23-2015 10:44 AM
301 Views

You can use the Emulated LVDS feature, with 1 or 3 extra resistors tied to the LVDS RX pins, and use them as TX pins. It will cost you some bandwidth though

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.