Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

Avalon CAN controller IP from Opencores

Altera_Forum
Honored Contributor II
1,286 Views

I know that this question has made before. But I would like to know if someone implemented an Avalon based ip for the CAN controller from Opencores http://opencores.org/project,can. The opencores version is on Wishbone. I think it is mentioned that there was a version in the past on Niosforum but I cant find anything. It would be really useful if somene who made the bus connection can share the IP. Thanks:

0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
92 Views

If you look at the timing diagrams for wishbone and Avalon, you will find that they are very close. You should be able to modify the wishbone version to work with Avalon.

Altera_Forum
Honored Contributor II
92 Views

 

--- Quote Start ---  

If you look at the timing diagrams for wishbone and Avalon, you will find that they are very close. You should be able to modify the wishbone version to work with Avalon. 

--- Quote End ---  

 

 

Could you recommend something like a tutorial how this modification can be done. I've never made something similar in the past and I don't know where to start.
Altera_Forum
Honored Contributor II
92 Views

I haven't seen any tutorials on this, but it would make a nice project to learn HDL coding. I'd start with simulation. Here is a forum post with more info http://opencores.org/forum,cores,0,863

Altera_Forum
Honored Contributor II
92 Views

Followin thuis post http://www.alteraforum.com/forum/showthread.php?t=39783 there is a wrapper already been made for this purposse. Ive compiled the files and works fine. The problem that I have is to attach the signals in qsys when I create a new component. So a first question is in which interface should CAN interface signals attached? 

 

// CAN interface input CAN_clk, input CAN_reset, input CAN_rx, output CAN_tx, output CAN_bus_off, output CAN_irq, output CAN_clkout
Altera_Forum
Honored Contributor II
92 Views

Use a conduit. Then you can export the conduit interface in your QSys system to connect those signals to ports on the QSys generated component.

Reply