Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12600 Discussions

Avalon Interface -> burst transaction

Altera_Forum
Honored Contributor II
1,325 Views

Hi all,  

 

I have a question regarding the Avalon Interface…  

 

As for the burstcount lines, does it indicate the number of bytes/words/transactions on the writedata bus? Lets’s say the writedata has 256 lines. So, if is drive the burstcount with value 0x8, does it mean that the burst should contain 8 transactions of 256 bits each one (totally 256 bytes would be moved)?  

 

As for the address lines, should they indicate a byte address for the first byte in the burst?  

 

Thank you!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
363 Views

It is easier to understand the Avalon-MM protocol if you see it in action. Take a look at post#25 here: 

 

http://www.alteraforum.com/forum/showthread.php?t=32952&page=3 

 

Download the BFM example, and run it. 

 

Actually, it looks like I wrote a tutorial too ... see the first link here 

 

https://www.ovro.caltech.edu/~dwh/correlator/cobra_docs.html 

 

Cheers, 

Dave
0 Kudos
Reply