Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

Avalon: readdatavalid is TWO?!

Altera_Forum
Honored Contributor II
801 Views

Hi everyone, 

 

without even sending any read or write requests to the SDRAM Avalon Slave, I get a readdatavalid = 2, for it... How can a 1 bit wide signal become two anyway? 

 

Many thanks in advance.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
64 Views

like you say, readdatavalid is one bit. 

where does the number "2" comes from? 

simulation? 

signaltap2?
Reply