Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

AvalonMM Pipeline Bridge

PMice
Beginner
648 Views

I am using the AvalonMM Pipeline Bridge to connect different custom blocks.

 

I do not see the Avalon MM Pipeline Bridge Driver in Eclipse after the Quartus compilation and after I regenerate the bsp.

 

Moreover the system.h does not include base address for the AvalonMM Pipeline Bridge.

Quartus 17.1Pro device Arria10

 

Do you have any explanation?

 

 

Best Regards,

Paolo.

0 Kudos
2 Replies
GuaBin_N_Intel
Employee
200 Views
No, we don't need any API to operate or control that bridge. It just helps to transfer from master to slave module seamlessly. You can refer to Qsys system .qsys or <qsys system name>.html to find out the bridge base address.
PMice
Beginner
200 Views

Thank you for the explanation.

Best regards,

Paolo.

Reply