Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Avlalon slave Bus

Altera_Forum
Honored Contributor II
824 Views

Hello every Body; 

I have made an avalon bus slave component, it have a pipeline structur and it have about 30 clk cycle latency, i made a shift register to get the datavalid signal, and I make the waitrequist signal always equal zero; 

does I made the correct Cochise t for these 2 signals? 

Thanks
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
90 Views

It depends. If your component is still able to process one request per clock cycle, giving data back with the 30 cycle latency, then you are right. But if your component is only able to process one request at a time, requiring 30 cycles, then you shouldn't use the read data valid signal and just stall the master for 30 cycles with the waitrequest signal.

Altera_Forum
Honored Contributor II
90 Views

Thanks Mr Daixiwen for your attention.

Reply