Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Cam

Altera_Forum
Honored Contributor II
1,118 Views

How to implement content addressable memory in vhdl?

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
125 Views

CAM would be very slow in a FPGA.

Altera_Forum
Honored Contributor II
125 Views

Lots of registers, comparators, and a wide mux. Like Tricky said, they do not synthesis well in FPGAs so they are fairly rare to see these days in an FPGA. If you google around the description of a CAM should pretty much describe how you would implement one since they are fairly trivial (except if you want one that operates quickly). 

 

Alternatively you can implement a latent CAM where you don't search the entire structure in parallel and instead use small memories that you search serially. That somewhat defeats the purpose of a CAM in some systems but maybe it's a small price to pay for what you are attempting to use a CAM for.
Reply