Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

Can Qsys implement two processor with sharing 2 ddr2 sdram?

Altera_Forum
Honored Contributor II
762 Views

the scheme is : on Stratix IV EP4SGX230 

 

{Processor1 Processor 2} 

|/ _________ \| 

{ddr2SDRAM1 ddr2SDRAM2 } 

 

operations: 

 

1,time1 ,Processor 1 ACESS SDRAM1,Processor 2 ACESS ddr2SDRAM2 

 

2,time2 ,Processor 1 ACESS SDRAM2,Processor 2 ACESS ddr2SDRAM1 

and so on .... 

 

can this be implemented? and how ? is there any docs to refer? 

 

thanks for your help!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
87 Views

The Avalon bus arbiters will allow both cpu (and any other Avalon masters) to access the memory - so there is not physical problem. 

Logically you need to setup the software address maps so that the two processors aren't trying to use the same part of the memory.
Reply