Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

Cannot Upload C program to Nios II

Altera_Forum
Honored Contributor II
860 Views

I have a problem with the implementation of Nios II on DE0-Nano board. Unfortunately, Terasic doesn't update the user manual and it dates back to ages. I have found a tutorial to implement Nios on DE boards. The following image is the Nios connections I have made. 

 

https://www.element14.com/community/servlet/jiveservlet/downloadimage/2-229152-461353/pastedimage_0.... (https://www.element14.com/community/servlet/jiveservlet/showimage/2-229152-461353/pastedimage_0.png

 

It doesn't give any error and generate HDL. The top-level design calls it and synthesised without error. That looks fine. But, when I want to upload a C code using Altera Monitor program it gives an error. Some say it is because of the licencing issue but it doesn't make sense. The suggested solution on the error message is also not valid. The suggested URL is broken. Do you what is the error here? Did I make something wrong during the Nios creation? 

https://www.element14.com/community/servlet/jiveservlet/downloadimage/2-229152-461462/pastedimage_1.... (https://www.element14.com/community/servlet/jiveservlet/showimage/2-229152-461462/pastedimage_1.png

 

Thanks, 

Mehmet 

0 Kudos
0 Replies
Reply