Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

Cannot add bi-directional pins to SignalTap-II... Should it be so?

Altera_Forum
Honored Contributor II
843 Views

Hello,  

 

Is it possible to add bi-directional pins to SignalTap-II?  

 

I'm receiving the following error message: Error (11120): The signal hps_fbr_top:i_hps_fbr_top|hps_fbr_top_hps_0:hps_0|hps_fbr_top_hps_0_hps_io:hps_io|hps_fbr_top_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL~input between I/O input buffer, phys_impl SOC_VIO, port O, bus_index 0 and LAB, phys_impl LAB, port N/A, bus_index -1 cannot be implemented 

 

Please advice.  

 

Thank you!
0 Kudos
0 Replies
Reply