Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12600 Discussions

Change buswidth on the hps2fpga bridge

Altera_Forum
Honored Contributor II
‎06-15-2016 01:02 PM
967 Views

Hi, 

I am trying to enable the hps2fpga bridge using 64 bits instead of 32 bits, 

From qsys and fpga side everything seems fine but i am not sure what i have to do on linux side in order to really enable the 64 bit. 

Do i have to change the device tree? Because in my current device tree i couldn't find an entry for the bus-width. 

 

Can anyone help?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.