Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12366 Discussions

Compilation error in BSP using SGDMA

jackhab
New Contributor I
298 Views

I have an FPGA design with TSE and SGDMA created in Quartus 18.1.

When I generate BSP the SGDMA driver is added to the source tree but ins_tse_mac.h from eth_tse driver uses MSGDMA and the code does not compile (because MSGDMA driver itself was not added).

From IP reference I understand that MSGDMA is more advanced DMA version but we are trying to use SGDMA to keep compatibility with old design.

Is it still possible to use SGDMA in Quartus 18.1?

How can I generate BSP properly?

 

02120018.JPG

0 Kudos
3 Replies
AnilErinch_A_Intel
281 Views

Hi ,

It is not recommended to use the Deprecated IPs in the latest Quartus versions.

Please see the below link for the release notes. Would recommend to go with the mSGDMA IP.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/rn/rn_nios2.pdf

Thanks and Regards

Anil


jackhab
New Contributor I
271 Views

Hi Anil,

I am aware that mSGDMA supercedes SGDMA but, just in general, when a feature becomes deprecated it should not mean it is broken (or does not compile) in case someone else comes across the same issue I'd like to add that manually copying older TSE driver solves the compilation problem and allows using SGDMA in Quartus 18.1.

AnilErinch_A_Intel
244 Views

Hi Jackhab,

Thanks for sharing the workaround with the community.

Thanks and Regards

Anil


Reply