Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

Configuration of on-chip memory width for dual port access

BeB
Beginner
202 Views

Hello,

 

I am using Quartus 19.1. I would like to use a dual-port RAM to pass data from the fabric to the Nios soft processor.

 

It is my understanding that the Nios port width must be set to 32 bits, but I would like to write 64 bits at a time from the fabric.

 

However, the option 'enable different port width for dual port access' is always greyed out, and therefore now available. I have attached a screenshot.

 

I would like to not have to write 2x 32 bits from the fabric.

 

How do I enable different port width?

 

Thank you,

BeB

0 Kudos
2 Replies
EricMunYew_C_Intel
Moderator
186 Views

Nios II supports 32 bit data width. Therefore you can't write 64 bit data from the FPGA fabric.

It will take two cycles to write 64 bit data.


EricMunYew_C_Intel
Moderator
175 Views

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Reply