- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Is there a programatic way to re-configure the on chip PLLs? I don't mean loading a new .mif file, but rather having the embedded OS calculate the constants required to re-load the PLL for a different frequency?
I would like to have the embedded OS be able to generate a wider range of frequencies off of the base clock. Thanks, Jon HerrLink Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes, it is possible. Use the "Altera PLL Reconfig" component in your Qsys system. https://www.altera.com/en_us/pdfs/literature/an/an661.pdf
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- Is there a programatic way to re-configure the on chip PLLs? I don't mean loading a new .mif file, but rather having the embedded OS calculate the constants required to re-load the PLL for a different frequency? I would like to have the embedded OS be able to generate a wider range of frequencies off of the base clock. Thanks, Jon Herr --- Quote End --- Hi Jon, If you are referring to the HPS PLL, you can refer to the chapter "Clock Manager" in the Technical reference manual here: https://www.altera.com/en_us/pdfs/literature/hb/cyclone-v/cv_5v4.pdf Check the "Hardware-Managed and Software-Managed Clocks" section for details on the clock management.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks to all for the prompt replies!
-Jon H.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page