Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

Cyclone V - Cortex A9 / Generic Interrupt Controller / Priorities / Baremetal

Altera_Forum
Honored Contributor II
805 Views

Hello, 

 

im going to setup an interrupt system for my baremetal application. 

Interrupts are working fine, but I need some nested interrupts. 

 

To do this, the interrupts needs to be prioritized.  

Does anyone have a hint for me, where to set the priority for an interrupt source? 

 

best regards!
0 Kudos
0 Replies
Reply