Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12603 Discussions

Cyclone V SoC HPS -NAND Flash Issue

Altera_Forum
Honored Contributor II
‎09-21-2015 06:40 AM
1,126 Views

Hi all, 

 

Now I'm developing Nand Flash driver for Cyclone V HPS, I need to Use Read-Modify-Write commands for read/write operations. 

For this commands i followed steps as per data sheet ,In it we need to use MAP00 commands. 

 

 

A page buffer need to be passed in MAP00 command (a data width aligned buffer address on the memory device). 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=11173&stc=1  

 

What extactly meaning of this BUFF_ADDR ?what need to be passed here?:confused:
Preview file
57 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-21-2015 09:27 AM
360 Views

I think it is the address of the block which you are supposed to program or read the data from. Seems like each page in the nand flash device consists of 2048 blocks to which data can be written...

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.