Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12436 Discussions

Cyclone V SoC HPS -NAND Flash Issue

Altera_Forum
Honored Contributor II
885 Views

Hi all, 

 

Now I'm developing Nand Flash driver for Cyclone V HPS, I need to Use Read-Modify-Write commands for read/write operations. 

For this commands i followed steps as per data sheet ,In it we need to use MAP00 commands. 

 

 

A page buffer need to be passed in MAP00 command (a data width aligned buffer address on the memory device). 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=11173&stc=1  

 

What extactly meaning of this BUFF_ADDR ?what need to be passed here?:confused:
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
119 Views

I think it is the address of the block which you are supposed to program or read the data from. Seems like each page in the nand flash device consists of 2048 blocks to which data can be written...

Reply