Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12408 Discussions

Cyclone v HPS SDRAM PLL source

Altera_Forum
Honored Contributor I
1,098 Views

According to handbook, there are 3 plls inside HPS. And one of them is SDRAM PLL. SDRAM PLL source can be programmed to EOSC1, EOSC2 or f2h_reference_clk. But i could not find anywhere in Qsys to change this. 

Is it possible to switch the pll source in GUI, or it has to be done in the generated codes manually? 

Thank you.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
76 Views

You are right, it looks like there is no selection in the HPS Qsys component. Perhaps you should file a ticket to Altera to fix this :) 

 

Currently it looks like user will need to modify the file pll_config.h in the hw/sw handoff folder
Reply