Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

CycloneV Loaned Pin's Open-Drain configuration

Altera_Forum
Honored Contributor II
759 Views

hello people. i am trying to configure qsys's hps loaned pins in a open drain configuration to implement Z. thing is that qsys gives you only bidir pins when you loan them. and quartus gives errors when you try to configure these bidirs as open drain. saying that "the output port is either not supported or in non-supported configuration". it looks like HPS pins do not support programmable Open Drains.... is there any chance to open drain them?

0 Kudos
0 Replies
Reply