Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12408 Discussions

DDR problem, the mem_clk_n signal doesn't generate

Honored Contributor I

Hi everyone! 

I have a problem when I use ddr interface. The ddr chip is Micron MT 16M16BG-6:F, the fpga chip is ep3c120. When I build a sopc, and run the nios program in the ddr, the consle shows that: 


Verifying 02000000 ( 0%)  

Verify failed between address 0x2000000 and 0x200CDC7 

Leaving target processor paused 


The address of 0x20000000 is the start address of ddr sdram, so I think that there is some problem in the ddr interface. Therefore I use the singaltap to capture the signal of ddr interface, I find that the mem_clk_n singal doesn't generate, however the mem_clk has generated. The mem_clk_n and the mem_clk are assigned to a pair of DIFFIO pins.  


The signaltap wave is in the following picture. 


Thanks for your help!
0 Kudos
0 Replies