DDR2 ALTMEMPHY critical warning

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

DDR2 ALTMEMPHY critical warning

829 Views

I am getting the following critical warning

Critical Warning: ALTMEMPHY PLL, Nios_Only:inst|Nios_Only_altmemddr:altmemddr|Nios_Only_altmemddr_controller_phy:Nios_Only_altmemddr_controller_phy_inst|Nios_Only_altmemddr_phy:Nios_Only_altmemddr_phy_inst|Nios_Only_altmemddr_phy_alt_mem_phy:Nios_Only_altmemddr_phy_alt_mem_phy_inst|Nios_Only_altmemddr_phy_alt_mem_phy_clk_reset:clk|Nios_Only_altmemddr_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_g5l3:auto_generated|clk[1], when fed by another PLL, must have bandwidth mode set to High instead of Medium

I believe this is because my NIOS system is being fed from another PLL. What I can't work out is where do I change the bandwidth mode in the Altmemphy controller.

Can someone point me in the right direction?

Thanks

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.