Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12383 Discussions

DDR3 Output Drivers Termination/Impedance

Honored Contributor I



I'm working with Quartus-II for ArriaV SX.  


How should I define the Output Driver Termination/Impedance for the DDR3 Controller? What numbers to use? Where to set?  


How is critical to set the ODT/ODI?  


On-board, the Micron MT41K256M16HA-125IT DDR3 memory is used. 


Thank you!
0 Kudos
0 Replies