Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12596 Discussions

DDR3 Output Drivers Termination/Impedance

Altera_Forum
Honored Contributor II
‎12-16-2015 09:55 AM
1,114 Views

Hello,  

 

I'm working with Quartus-II for ArriaV SX.  

 

How should I define the Output Driver Termination/Impedance for the DDR3 Controller? What numbers to use? Where to set?  

 

How is critical to set the ODT/ODI?  

 

On-board, the Micron MT41K256M16HA-125IT DDR3 memory is used. 

 

Thank you!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.