Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12455 Discussions

DDR3 -> SGDMA -> TSE throughput

Honored Contributor II

I've got a Qsys system where I'm buffering up data into a DDR3 and then DMAing it to the TX port on my Triple Speed Ethernet. The DDR3 is running at 333Mhz. The rest of the Avalon components including the TSE are using a 100Mhz clock.  


I'm only able to achieve about 160Mb/s with this configuration.  


With the same Qsys system I can do OnChipMem -> M2M_DMA -> TSE and achieve 980Mb/s. 


How can I speed up the DDR3 -> SGDMA -> TSE path? 


Would making the rest of the Avalon parts run at 83.3333Mhz be better than 100 since it is a multiple of the DDR3 frequency?  


0 Kudos
0 Replies