Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

DDR3 "verify fail" when applying little modifications in Qsys

Altera_Forum
Honored Contributor II
746 Views

Hi , 

 

I have designed a NIOS II-e based system running on DDR3 memory and the system works fine but when I do small modifications in QSys (eg. add an interval timer) in some cases I face "verify failed" when programming NIOS2. 

 

My platform is Stratix IV Development Kit. NIOS II processor is connected to DDR3 controller reset and clock(afi_half_clock: 75Mhz).  

 

Thanks in advance
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
88 Views

I'm having the same problem with DE4 board when using DDR2 memory for instrucion of NIOS. Could you solve the problem?

Reply