Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

DMA MM Avalon connections

Altera_Forum
Honored Contributor II
752 Views

I'm working with QSYS and I'm trying to use a dedicate DMA to the transfer from a flash memory to an off-chip SRAM (I'm actually working on a DE2-115, so I'm using on-board memories). I'm attaching the QSYS diagram to this post. 

 

The SRAM controller is the one from University Program for DE2-115; the flash controller (and all subsequent peripherals) has been generated by the command "Run SOPC Builder to QSYS Upgrade" from a "Flash Memory Interface" peripheral. The DMA has the settings shown in the file attached (with all the transfer enabled on the second page). 

 

From the log of the QSYS system generation I'm having the following issue: 

"Warning: 16-bit master connected to 32-bit slave with no byte enables (my_qsys_system_flash_to_sram_dma/write_master -> yyexport_write_master/opp) at c:/altera/11.0sp1/quartus/sopc_builder/bin/europa/europa_utils.pm line 248."  

 

I initially ignored this warning, but when I tried to use DMA in my application software I couldn't get my transfer done (transmit and receive commands are correctly sent but the transfer never takes place).  

 

How can I overcome this problem? 

 

Regards, 

Lorenzo
0 Kudos
0 Replies
Reply