Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12434 Discussions

DTG - device tree generator limitations

Altera_Forum
Honored Contributor II
886 Views

Hello, 

 

In documentation it is said: 

 

"There are a number of components that can be connected to HPS portion of the soc (https://rocketboards.org/foswiki/view/documentation/soc) FPGA that require Device Tree information for their drivers. Since Qsys not aware of the components outside the FPGA fabric, this information must be provided to the Device Tree Generator." 

 

I am not sure I understand this, what exactly should be manually added to dts file ? 

 

Can anyone help understanding DTG limitations with dts ? 

 

Regards, 

Ran
0 Kudos
0 Replies
Reply