Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

Data acquisition at both edge of the clock: Signal Tap logic II analyzer

Altera_Forum
Honored Contributor II
814 Views

Hi, 

can Signal Tap II logic Analyzer be used for data acquisition at both rising and falling edge of the clock? 

I need it for test purpose.  

I am using TSE MAC in RGMII mode. When I put Signal Tap logic II analyzer, I have data only at one edge(not both rising and falling edge). 

 

Is there any additional setting in Signal Tap II logic Analyzer which has to be done for data acquisition at both rising and falling edge of the clock? 

 

Any help?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
112 Views

Hi, 

 

I think by doubling frequency of sample clock being used in Signal Tap analyzer you can achieve your goal. I mean using PLL, generate one clock having frequency double than what you are using currently and use that PLL output as sampling clock in signal tap. 

 

Cheers, 

Bhaumik
Reply