Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12410 Discussions

EM2130L Regulator with external Sync clock

Honored Contributor II



Dear Sir, 


Regulator input, output and current requirements. 

Input Volts = 4.0V - 6.0V DC 

Output Volts = 0.95V DC 

Max Current = 25.0A  



In our design we will power the regulator first with default setting, and this power is used for powering an FPGA, 


Once the FPGA is powered, 


On need basis we want to provide SYNC clock generated from FPGA to the SYNC pin of the regulator, 


Kindly confirm, our method of providing SYNC clock is Ok,  

Also when this SYNC clock applied, the regulator output voltage should not be altered.  

We need few Clarification, 



Device data sheet says below. What does toggling Vout means, if the device is re synchronized to the external clock after 1ms? 



Does it mean, Vout will get disturbed when sync is applied?  



CLOCK SYNCHRONIZATION The EM2130’s PWM synchronization feature allows the user to synchronize the switching frequency of multiple devices. The SYNC pin can be configured as an input or an output. When the SYNC pin is configured as input clock, the external clock need to be available before the EM2130 is enabled. The EM2130 will only lock to the external clock within 1ms after the device is enabled. After 1 ms the device can be re-synchronized to the external clock signal by toggling VOUT or via PMBus MFR_RESYNC command. 




Best Regards, 

Bhavishya AJ 





0 Kudos
1 Reply
Honored Contributor II