Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12604 Discussions

EN5329QI efficiency vs Iout experiment

Altera_Forum
Honored Contributor II
‎10-08-2015 09:03 AM
934 Views

Hi 

 

I built a circuit according to recommended schematic in the datasheet and measured efficiency vs Iout to satisfy the figure in the datasheet.  

 

Conditions;  

Ca = 8.6pF, 

Cout = 2x22uF 

Vin = 5V, 

Ra=348.5k ohm , 

Rb= 75k,110, 162k,221k,357k 511k (testing in various Vout). 

 

According to outcomes of the measurements, I create following graphic. And all results includes in the attachment. 

 

 

 

 

 

 

There is almost %20 difference on efficiency between my measurements and datasheet. 

Do you have any idea about this?
PowerSocMeasurements_Altera_2A.zip
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.