Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

EN5329QI efficiency vs Iout experiment

Altera_Forum
Honored Contributor II
808 Views

Hi 

 

I built a circuit according to recommended schematic in the datasheet and measured efficiency vs Iout to satisfy the figure in the datasheet.  

 

Conditions;  

Ca = 8.6pF, 

Cout = 2x22uF 

Vin = 5V, 

Ra=348.5k ohm , 

Rb= 75k,110, 162k,221k,357k 511k (testing in various Vout). 

 

According to outcomes of the measurements, I create following graphic. And all results includes in the attachment. 

 

 

 

 

 

 

There is almost %20 difference on efficiency between my measurements and datasheet. 

Do you have any idea about this?
0 Kudos
0 Replies
Reply