Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12420 Discussions

Error (10170): Verilog HDL syntax error at sha256_pipe.v

Altera_Forum
Honored Contributor II
904 Views

Hello all, 

 

I got the following error while trying the Verilog HDL. I'm using Quartus II 13.0. 

 

Error (10170): Verilog HDL syntax error at sha256_pipe.v(89) near text "["; expecting "}" 

Error (10170): Verilog HDL syntax error at sha256_pipe.v(89) near text "["; expecting "<=", or "=" 

 

 

 

Here is the code: 

 

data15_p1 <= `S1( SS[i-1].data[`IDX(15)] ); 

 

 

 

Can anyone assist please, because I am stumped.  

 

Thanks in advance,
0 Kudos
0 Replies
Reply