Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.

Ethernet/USB/CAN connectivity

Altera_Forum
Honored Contributor II
772 Views

Hi, 

 

I´m pretty new to the FPGA/NIOS topic, so a general question: I noticed that some boards use "physical layer chips" in  

order to connect a NIOS/FPGAs to interfaces like USB/Ethernet/CAN. Altera boards ususaly use the LAN91C111, other  

the NS83865 for Ethernet. EZNIOSUSB uses the FT2232C to do USB. 

 

Some boards are not using such, so I guess they do it inside the FPGA. My question is what are the absolute minimum 

requirements to connect above mentioned interfaces with minimum board-space to NIOS/FPGAs and what has to be done  

outside ? 

 

Regards, 

K.Paulsen
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
85 Views

... it depends.... 

 

I know a bit about ethernet but not USB. Ethernet requires a media access controller (MAC) which is digital logic that can be off-chip or implemented as an FPGA IP core. The PHY is typically a separate IC unless you're dealing with an ASIC which has one designed in (the reason is that it generates I/O transitions FPGAs don't currently support... MLT-3 I believe). However, I have been told (newsgroup: comp.arch.fpga) that it is possible to do 10mbit half duplex ethernet without a PHY with some creative design techniques. Do a search of that news group and you should find a thread or two on it.
Reply