Ethernet on ep3c120 board in VHDL

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Ethernet on ep3c120 board in VHDL

1,015 Views

Hello,

I'm trying to transform the nios2 mmu design example for ep3c120 devborad in Verilog to VHDL.

I succeed in booting uClinux on my custom FPGA written in VHDL however I can't get the ethernet TSE MAC to work.

In the design there are: a megawizard entity enet_gtx_clk_ddio_buffer (alt_ddio_component) that I have added and instantiated and also a global_reset_generator (not sure this one is working).

The compilation under quartus is succefull.

But when i load de .sof on my board u-boot can't ping or get tftp files because tse is not working in the design.

Does the global reset generator is vital for tse mac ?

Does somebody have a design example (in VHDL) of ethernet working on this board pls ?

Thx

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.